

REMARKS

Claims 1-18 are pending in the present application.

Telephone Interview

Applicant respectfully notes the courtesy extended by Examiner Phan during the telephone interview conducted on July 18, 2006. The substance of the discussion during the telephone interview will be reflected in the following remarks.

Finality of Office Action

On page 5 of the current Office Action dated February 22, 2006, the Examiner has asserted that "Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action". The Office Action has thus been made final.

However, as asserted during the above noted telephone interview, pending claims 1-18 **were not amended** by way of the Amendment dated January 9, 2006. That is, original claims 1-18 were maintained and claim 19 was canceled. A Substitute Specification including corrections to the Specification as originally filed was submitted along with the Amendment dated January 9, 2006.

Accordingly, it is not understood how Applicant's Amendment necessitated the new grounds of rejection. For example, the drawings were newly objected to on page 2 of the current Office Action in view of reference characters "VDD" and "Vpp". Also, the specification was newly objected to on page 4 of the current Office Action in view of the

logical gates, etc. These newly presented objections clearly were not necessitated by Applicant's Amendment. There is no reason why these objections could not have been raised earlier. The resultant piecemeal examination of this application clearly was not necessitated by Applicant's amendment, and unnecessarily has prolonged examination of this application.

The Examiner is therefore respectfully requested to withdraw the finality of the current Office Action for at least the above reasons. If the finality of the current Office Action dated February 22, 2006, is to be maintained, the Examiner is respectfully requested to establish on the record clear reasons why.

Drawings

The drawings have been objected to as allegedly failing to comply with 37 C.F.R. 1.84(p) (4), because reference characters "VDD" and "Vpp" have been used to designate plural different elements of the figures. This objection to the drawings is respectfully traversed for the following reasons.

As described beginning on page 6, line 13 of the original application, and as emphasized during the above noted telephone interview, NOR circuit 51 and inverter 52 in Fig. 3 drive the transfer gate 302 by the VDD level, and NOR circuit 53 and inverter 54 drive the transfer gate 303 by the VDD level. This is in contrast to NOR circuit 22, which drives transistor 26 by the Vpp level, for example. As specifically described, the Vpp level has a boosted voltage for preventing a voltage drop caused by a threshold

voltage of the transistors.

Accordingly, the characters "VDD" and "Vpp" in Fig. 3 of the present application merely identify the voltage level to which the corresponding elements are driven. It should be clearly evident that the various logic gates are designated by respectively different reference numerals in a clear and straightforward manner as described in the specification. The characters "VDD" and "Vpp" are merely for the purpose of indicating additional information in an effort to further understanding of the Fig. 3.

Applicant respectfully submits that the various elements within the drawings are properly and consistently designated with reference numerals (such as 51, 52, 53, and 53, for example), and thus are in compliance with 37 C.F.R. 1.84(p)(4). The Examiner is therefore respectfully requested to withdraw this objection to the drawings for at least these reasons.

The drawings have also been objected to under 37 C.F.R. 1.83(a), as allegedly failing to show every feature of the invention specified in the claims. This objection is respectfully traversed for the following reasons.

As a first aspect of this objection, the Examiner has asserted that "**the method of** connecting the data line to a second sense amplifier when the first bit line is connected to the first sense amplifier" as recited in lines 6-7 of claim 1, must be shown in the drawings.

Applicant respectfully submits that it is unclear how illustration of "a method of connecting a data line" may be realized. 37 C.F.R. 1.83(a) does not require illustration

of each and every method step of a corresponding claim. This particular requirement (and the additional requirements with respect to this particular objection to the drawings) would result in illustration of each pending claim. Applicant respectfully submits that this requirement is improper, is not required under any of the provisions of 37 C.F.R., and would not help to further understanding of the present invention.

With further regard to this particular objection, the Examiner has asserted that Figs. 1-7 do not show a second sense amplifier in addition to a first sense amplifier 301. However, sense amplifier 301 is shown in Fig. 3 as part of sense amplifier block 110. Fig. 2 shows a memory cell array including a plurality of sense amplifier blocks 110. Accordingly, the drawings inherently illustrate a plurality of sense amplifiers, contrary to the Examiner's assertion.

The Examiner has required illustration of first and second voltages as featured in claims 7 and 17. Although not necessarily limited thereto, these features may be interpreted as illustrated in Fig. 7 of the application with respect to waveform TGR(L).

Accordingly, Applicant respectfully submits that the drawings are in compliance with 37 C.F.R. 1.83(a) for at least the reasons as set forth above. That is, the drawings as taken in light of the specification and the understanding of one of ordinary skill, show the features of the claims in compliance with 37 C.F.R. 1.83(a). The Examiner is therefore respectfully requested to withdraw this objection to the drawings for at least these reasons.

With further regard to the drawings, enclosed herewith are seven (7) drawing Replacement Sheets, including typed figure legends. **The Examiner is respectfully requested to acknowledge receipt and acceptance of the drawing Replacement Sheets.**

Specification

The disclosure has been objected to in view of informalities, as stated on pages 4-5 of the current Office Action. This objection is respectfully traversed for the following reasons.

As emphasized during the above noted telephone interview, further explanation of the various logical gates should be unnecessary. One of ordinary skill would readily understand how NOR and NAND gates may be driven by specific voltage levels. For example, a college student of entry level skill would readily understand that logic gates such as NOR and NAND gates would be comprised of variously configured transistors having a specific voltage tied to collectors thereof, and that the transistors would provide the specific voltage as output thereof. Regarding the various features as noted in the paragraph bridging pages 4-5 of the Office Action, Applicant respectfully submits that one of ordinary skill in the art would readily understand these features in view of the description provided in the Specification with respect to the drawings. With respect to claim 1 for example, transfer gate 302 in Fig. 3 is described beginning on page 5, line 16 of the original Specification as including transistors 55, 56, 214 and 215 to connect

sense amplifier 301 to bit lines BL. Applicant therefore respectfully submits that the specification is correct, that further amendment thereof is unnecessary, and that the corresponding objection to the disclosure should be withdrawn.

Allowable Subject Matter

Applicant respectfully notes the Examiner's acknowledgement that claims 3, 5, 6, 10, 11, 15 and 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form.

However, it is unclear why these above noted claims should be amended to be in independent form, since no prior art rejections are outstanding. **That is, since no prior art rejections or other claim rejections/objections are outstanding, all of pending claims 1-16 should presumably be allowed.**

Conclusion

The Examiner is respectfully requested to reconsider and withdraw the finality of the current Office Action, to withdraw the corresponding objections, and to pass the claims of the present application to issue, for at least the above reasons.

In the event that there are any outstanding matters remaining in the present application, please contact Andrew J. Telesz, Jr. (Reg. No. 33,581) at (571) 283-0720 in the Washington, D.C. area, to discuss these matters.


Pursuant to the provisions of 37 C.F.R. 1.17 and 1.136(a), the Applicant hereby

petitions for an extension of two (2) months to July 22, 2006, for the period in which to file a response to the outstanding Office Action. The required fee of \$450.00 should be charged to Deposit Account No. 50-0238.

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment for any additional fees that may be required, or credit any overpayment, to Deposit Account No. 50-0238.

Respectfully submitted,

VOLENTINE FRANCOS & WHITT, P.L.L.C.

A handwritten signature in black ink, appearing to read "A. J. Telesz, Jr.", with a stylized flourish at the end.

Andrew J. Telesz, Jr.
Registration No. 33,581

11951 Freedom Drive, Suite 1260
Reston, Virginia 20190
Telephone No.: (571) 283-0720
Facsimile No.: (571) 283-0740

Enclosures: Seven (7) drawing Replacement Sheets